Reverse engineering an ASIC

A writeup posted at kjartanvandriel.github.io walks through solving a Jane Street puzzle that hands you just two files: a GDS chip layout and a VCD recording of one test run. No Verilog, no schemat…