How Self-Aligned CFET Technology Could Extend CMOS Scaling Beyond 10 Å

A process sequence for SRAM and logic that delivers higher performance through larger effective channel width and improved electrostatics at smaller nodes.