veryl2chip-eda v1.1.0 — Veryl HDL to chip: synthesis, iCE40 FPGA place & route and bitstream, ASIC standard-cell flow; part of veryl2chip crates.io· crate · ▲ 0 points · Oct 26, 2026
0 comments
No comments yet.